RASP-FIT: A Fast and Automatic Fault Injection Tool for Code-Modification of FPGA Designs
نویسندگان
چکیده
منابع مشابه
High Speed Fault Injection Tool Implemented With Verilog HDL on FPGA for Testing Fault Tolerance Designs
This paper presents an FPGA-based fault injection tool, called FITO that supports several synthesizable fault models for dependability analysis of digital systems modeled by Verilog HDL. Using the FITO, experiments can be performed in real-time with good controllability and observability. As a case study, an Open RISC 1200 microprocessor was evaluated using an FPGA circuit. About 4000 permanent...
متن کاملInstrumentation Technique for FPGA based Fault Injection Tool
This paper presents an overview about FPGA based fault injection tools which are developed by using the instrumentation technique or modification in the original code. The fault injection technique is used to evaluate dependability parameters of computer based embedded systems or safety critical systems, by injecting faults in a system. An observation on the behaviour or of the response for bot...
متن کاملFPGA-based Fault Injection Techniques for Fast Evaluation of Fault Tolerance in VLSI Circuits1
Designers of safety-critical VLSI systems are asking for effective tools for evaluating and validating their designs. Fault Injection is commonly adopted for this task, and its effectiveness is therefore a key factor. In this paper we propose to exploit FPGAs to speed-up Fault Injection for fault tolerance evaluation of VLSI circuits. A complete Fault Injection environment is described, relying...
متن کاملA fast, flexible, and easy-to-develop FPGA-based fault injection technique
0026-2714/$ see front matter 2014 Elsevier Ltd. All rights reserved. http://dx.doi.org/10.1016/j.microrel.2014.01.002 ⇑ Corresponding author at: Computer Engineering Department, Sharif University of Technology, Tehran, Iran. Tel.: +98 2166166640. E-mail addresses: [email protected] (M. Ebrahimi), [email protected] (A. Mohammadi), [email protected] (A. Ejlali), miremadi@shari...
متن کاملSelf-Stabilization Testing of LUT-Based FPGA Designs by Fault Injection
New testing methods are required as the complexity of Field Programmable Gate Array (FPGA) designs grow rapidly and time-to-market demands shorten. In this paper we propose a new, physical fault injection method for the test of a system’s self-stabilizing property, that is its intrinsic ability to recover from transient faults. Therefore we inject transient faults in Look-Up Table (LUT)-based F...
متن کاملذخیره در منابع من
با ذخیره ی این منبع در منابع من، دسترسی به آن را برای استفاده های بعدی آسان تر کنید
ژورنال
عنوان ژورنال: International Journal of Advanced Computer Science and Applications
سال: 2018
ISSN: 2156-5570,2158-107X
DOI: 10.14569/ijacsa.2018.091004